

100V N-Channel Enhancement Mode MOSFET

1.Product Information

1.1 Features

- ◇ Advanced SGT cell design
- ◇ Low Gate Charge
- ◇ Low On-Resistance
- ◇ RoHS and Halogen-Free Compliant
- ◇ 100% ΔV_{DS} & UIS & Rg Tested

1.2 Applications


- ◇ DC-DC Converter
- ◇ Drones
- ◇ Motor drivers
- ◇ Light electric vehicles

1.3 Quick reference

- ◇ $BV \cong 100\text{ V}$
- ◇ $P_{\text{tot}} \cong 192\text{ W}$
- ◇ $I_D \cong 231\text{ A}$
- ◇ $R_{DS(ON)} \cong 2.4\text{ m}\Omega @ V_{GS} = 10\text{ V}$
- ◇ $R_{DS(ON)} \cong 3.5\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$




2.Pin Description



Simplified Outline

Top View
LFPAK5*6



3.Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit	Note
V_{DS}	Drain-Source Voltage	$T_c = 25\text{ }^{\circ}\text{C}$	-	100	V	-
V_{GS}	Gate-Source Voltage	$T_c = 25\text{ }^{\circ}\text{C}$	-	± 20	V	-
I_D^*	Drain Current (DC)	$T_c = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	231	A	Fig.2
		$T_c = 100\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	164	A	
$I_{DM}^{**},^{***}$	Drain Current (Pulsed)	$T_c = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	336	A	-
P_{tot}	Drain power dissipation	$T_c = 25\text{ }^{\circ}\text{C}$	-	192	W	Fig.1
		$T_c = 100\text{ }^{\circ}\text{C}$	-	96	W	
T_{stg}	Storage Temperature		-55	175	$^{\circ}\text{C}$	-
T_J	Junction Temperature		-	175	$^{\circ}\text{C}$	-
I_S	Continuous-Source Current	$T_c = 25\text{ }^{\circ}\text{C}$	-	231	A	-
E_{AS}^*	Single Pulsed Avalanche Energy	$V_{DD} = 100\text{ V}, L = 0.1\text{ mH}$	-	661	mJ	Fig.19

4.Thermal Characteristics

$R_{\theta JA}^*$	Thermal Resistance- Junction to Ambient	-	27	$^{\circ}\text{C}/\text{W}$	Fig.16
$R_{\theta JC}^*$	Thermal Resistance- Junction to Case	-	0.78		

Notes :

* Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$

** Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

*** limited by bonding wire

5.Marking Information

Product Name	Package	Reel size	Tape width	Quantity	Note
LN022N100LF-L	LFPK5*6	330mm	12mm	5000	

Note: COMTECH defines “ Green ” as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics ($T_A=25^\circ$ Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Note
Static Characteristics							
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	100	-	-	V	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1	-	3	V	
I _{DSS}	Drain Leakage Current	V _{DS} = 100 V, V _{GS} = 0 V	-	-	1	μA	
I _{GSS}	Gate Leakage Current	V _{GS} = ± 20 V, V _{DS} = 0 V	-	-	±100	nA	
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 10 V, I _{DS} = 20 A	-	2.0	2.4	mΩ	Fig.8
		V _{GS} = 4.5 V, I _{DS} = 10 A	-	3.0	3.5		
Diode Characteristics							
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 20 A, V _{GS} = 0 V	-	-	1.3	V	Fig.7
t _{rr}	Reverse Recovery Time	I _{DS} = 20 A, V _{GS} = 0 V dI _{SD} /dt = 100 A/μs	-	43	-	nS	Fig.20
Q _{rr}	Reverse Recovery Charge		-	316	-	nC	
Dynamic Characteristics ^b							
C _{iSS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 50 V Frequency = 1 MHz	-	5378	-	pF	Fig.10
C _{OSS}	Output Capacitance		-	1292	-		
C _{rSS}	Reverse Transfer Capacitance		-	29	-		
R _G	Gate Resistance	F= 1 MHz	-	1.1	-	Ω	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 50 V, V _{GS} = 10 V, R _G =2.7 Ω, R _L = 20 uH, I _{DS} = 20 A	-	28	-	nS	Fig.18
t _r	Turn-on Rise Time		-	65	-		
t _{d(off)}	Turn-off Delay Time		-	72	-		
t _f	Turn-off Fall Time		-	38	-		
dv/dt(on)	Turn-on Peak Diode Recovery		-	0.615	-	KV/us	
dv/dt(off)	Turn-off Peak Diode Recovery		-	1.067	-		
di/dt(on)	Turn-on Peak Diode Recovery		-	588	-	A/us	
di/dt(off)	Turn-off Peak Diode Recovery		-	355	-		
Gate Charge Characteristics ^b							
Q _g	Total Gate Charge	V _{DS} = 50 V, V _{GS} = 10 V, I _{DS} = 20 A	-	93	-	nC	Fig.9
Q _{gs}	Gate-Source Charge		-	13	-		
Q _{gd}	Gate-Drain Charge		-	37	-		
V _{plateau}	Gate plateau voltage		-	2.9	-	V	

Notes :

a : Pulse test ; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

b : Guaranteed by design, not subject to production testing

7. Typical Characteristics

Fig.1 Power Capability




Fig.2 Current Capability




Fig.3 Output Characteristics@ $T_j = -55^\circ\text{C}$





Fig.4 Output Characteristics@ $T_j = 25^\circ\text{C}$



7. Typical Characteristics

Fig.5 Output Characteristics@T_j 175°C




Fig.6 Transfer Characteristics vs Temp




Fig.7 Body Diode Characteristics





Fig.8 Drain-Source On Resistance



7. Typical Characteristics

Fig.9 Gate Charge




Fig.10 Capacitance




Fig.11 Normalized Threshold Voltage





Fig.12 Normalized Breakdown Voltage



7. Typical Characteristics

Fig.13 Normalized On Resistance




Fig.14 Switching Energy vs ID




Fig.15 Safe Operating Area





Fig.16 Transient Thermal Impedance



7. Typical Characteristics

Fig.17 Gate Charge Test Circuit & Waveform




Fig.18 Resistive Switching Test Circuit & Waveforms




Fig.19 Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Fig.20 Diode Recovery Test Circuit & Waveforms



8. Package Dimensions

LFPAK5*6 Package



Symbol	Dimensions In Millimeters		
	MIN.	NOM.	MAX.
A	1.00	-	1.30
A1	0.00	0.075	0.15
A2	0.98	1.05	1.12
b	0.35	0.42	0.50
b1	0.32	0.40	0.46
b2	4.02	4.23	4.41
b3	4.00	4.21	4.37
c	0.19	0.22	0.25
c1	0.17	0.20	0.23
c2	0.24	0.27	0.30
c3	0.22	0.25	0.28
D	4.45	-	4.70
D1	-	-	4.45
E	4.95	-	5.30
E1	3.50	-	3.70
e	1.27BSC.		
H	5.95	-	6.25
i	-	-	0.25
L	0.40	-	0.85
L1	0.27	-	0.57
L2	0.80	-	1.30
θ	0°	-	8°



9. Record of Document amendment

产品名称: LN022N100LF-L

文档类型: 产品手册

版权说明: 镭诺电子(宁波)有限公司

联系电话: 4008887385

公司主页: www.leinuosemi.com

版本: 01

修改记录:

1.初版发行